#### EE457\_Discussion\_Signed\_Unsigned\_Adder\_subtracter\_ques\_r1.pdf

- 1. Adder-Subtracter design and overflow detection
- 2. Incrementer / Decrementer design using a regular adder and using half-adders
- 2.1 XOR and XNOR operations. Making a 6-bit adder using two 4-bit adders
- 3. Positional weights -- sign extension -- multiply by 2 or 4 or any power of 2, Division by 2 or 4 or any power of 2 and the integer quotient
- 4. ALU Lab -- SLT -- SLTU -- Comparison unit design using a subtractor



 Incrementer / Decrementer design using a regular adder and using half-adders



Fall 2013 Quiz Q#1.2

Design a 4-bit incrementer Y[3:0] = X[3:0] + 1 Simplify the first half-adder and also derive the unsigned overflow C (C= 1 => overflow) and the signed overflow V (V = 1 => overflow).



Design a 4-bit decrementer Y[3:0] = X[3:0] - 1Simplify the first building block and also derive the unsigned overflow C (C= 1 => overflow) and the signed overflow V (V = 1 => overflow).



1.2Here, we use a 5-bit adder/subtracter built using 5 full-adders to design an incrementer/decrementer.<br/>Given below is an incomplete design. complete it and label the control pin as INC/DEC or INC/DEC.<br/>This incrementer/decrementer is good for \_\_\_\_\_\_\_\_ (signed only /<br/>unsigned only / both unsigned and signed numbers) and the overflow indicators are C = (1/0)<br/>for \_\_\_\_\_\_\_ and V = (0/1) for \_\_\_\_\_\_\_.



6 pts

Fall 2013	EE457	Instructor: Gandhi Puvvada
	Quiz (~ 10%) Date: 9/27/2013, F	
Name:	Calculators are allowed; Closed-book, Closed-notes, No cheat-sh	neets <b>Time: 2:00 - 4:40 PM</b>
Last name	First name	Total points: 213
Student ID: Do	NOT write any student ID or SSN	Perfect score: 200 / 213

#### 1 ( 54 points) 35 min.

Unsigned numbers and Signed numbers represented in 2's complement system

 $(b_{\text{pts}})^{\delta}$  **1.1** If you perform A - B by performing A + B' + 1 and find the resulting difference to be all 32 zeros, can you conclude that A is equal to B or do you need know if A and B are signed numbers or unsigned numbers or do you need to know the Raw Carry (C32) or the overflow (V)?

Your lab partner says that if A is equal to B, the raw carry C32 is always a 1 as we will be able to return the money borrowed from bank in our example. You agree or disagree? \_\_\_\_\_Your lab partner says that if A is equal to B, the overflow V is always a 0 as A + B' then will necessarily produce all 32 1's and if you add a 1 to it, both C31 and C32 turnout to be a 1 and hence V comes out as zero. You agree or disagree? \_\_\_\_\_

1.2 Here, we use a 5-bit adder/subtracter built using 5 full-adders to design an incrementer/decrementer. Given below is an incomplete design. complete it and label the control pin as **INC/DEC** or **INC/DEC**. This incrementer/decrementer is good for \_\_\_\_\_\_\_(signed only / unsigned only / both unsigned and signed numbers) and the overflow indicators are  $C = \_____(1/0)$  for \_\_\_\_\_\_.



Given below on the left is a student's incomplete design of a 4-bit incrementer (just incrementer only) using 4 half-adders. Simplify the first half-adder and also derive the unsigned overflow C (C =  $1 \Rightarrow$  overflow) and the signed overflow V (V =  $1 \Rightarrow$  overflow). Similarly complete the design of a decrementer on the right, simplifying if possible and derive overflows.



Fall 2013	EE457	Instructor: Gandhi Puvvada		
	Quiz (~ 10%)	Date: 9/27/2013, Friday THH301/201/101		
Name:	Calculators are allowed; Closed-book, Closed-notes, No cheat-sheets	Time: 2:00 - 4:40 PM		
Last name	First name	Total points: 213		
Student ID: 1	Do NOT write any student ID or SSN	Perfect score: 200 / 213		

#### 1 ( 54 points) 35 min.

ee457 Ouiz Fall2013.fm 9/27/13

Unsigned numbers and Signed numbers represented in 2's complement system

- 1.1 If you perform A B by performing A + B' + 1 and find the resulting difference to be all 32 zeros, can you conclude that A is equal to B or do you need know if A and B are signed numbers or unsigned numbers or do you need to know the Raw Carry (C32) or the overflow (V)?
  We can conclude that A is equal to B. Equality is some for Signed or unsigned. There can not be any over flow where you do X-X.
  Your lab partner says that if A is equal to B, the raw carry C32 is always a 1 as we will be able to return the money borrowed from bank in our example. You agree or disagree? <u>Agree</u>
  Your lab partner says that if A is equal to B, the overflow V is always a 0 as A + B' then will necessarily produce all 32 1's and if you add a 1 to it, both C31 and C32 turnout to be a 1 and hence V comes out as zero. You agree or disagree? <u>Qgree</u>
  - **1.2** Here, we use a 5-bit adder/subtracter built using 5 full-adders to design an incrementer/decrementer. Given below is an incomplete design. Label the control pin as **INC/DEC** or **INC/DEC**. This incrementer/decrementer is good for <u>both & good and ansigned numbe</u>(signed only/ unsigned only / both unsigned and signed numbers) and the overflow indicators are C = 0 (1/0) for <u>unsigned</u> and V = 1 (0/1) for <u>signed</u>.

	Vec-
$\binom{6}{\text{nts}}$	The B-inputs are tied to vac. So when
p.	$x_{k} x_{k} x_{k$
	are Zeros and Co=1. So it increments.
	When INC/DEC = 0 The Co= 0 and the carry of y'4 y'3 y'2 y', y'o
	B'inputs are all 1's. All 1's is a -1 and it decrements.
	Given below on the left is a student's incomplete design of a 4-bit incrementer (just incrementer
	only) using 4 half-adders. Simplify the first half-adder and also derive the unsigned overflow C (C
	= 1 => overflow) and the signed overflow V (V = 1 => overflow). Similarly complete the design of
12 pts	a decrementer on the right, simplifying if possible and derive overflows.



2.1 XOR and XNOR operations.Making a 6-bit adderusing two 4-bit adders

Exercise

# By De Morgan's theorem, we know the following equivalences. Complete them!



 $\mathbf{X} \bullet \mathbf{Y} = \overline{\mathbf{X} \bullet \mathbf{Y}} = \mathbf{X} \quad \mathbf{Y}$  $\mathbf{A} + \mathbf{B} = \overline{\mathbf{A}} + \overline{\mathbf{B}} = \mathbf{A} \quad \mathbf{B}$ 

#### Solution

# By De Morgan's theorem, we know the following equivalences. Complete them!



$$\mathbf{X} \bullet \mathbf{Y} = \overline{\mathbf{X} \bullet \mathbf{Y}} = \overline{\mathbf{X}} + \overline{\mathbf{Y}}$$
$$\mathbf{A} + \mathbf{B} = \overline{\mathbf{A}} + \overline{\mathbf{B}} = \overline{\mathbf{A}} \bullet \overline{\mathbf{B}}$$

### Information

# You know XOR and XNOR gates and their Truth Tables.

https://digilent.com/reference/learn/fundamentals/digital-logic/xor-and-xnor/start



А	В	F	А	В	F
0	0	0	0	0	1
0	1	1	0	1	0
1	0	1	1	0	0
1	1	0	1	1	1

Exercise

**Identify all XOR gates and all XNOR gates below. If any of them is neither, cross it off.** 



In the case of AND/NAND/OR/NOR, we know how to mask (block) or pass a variable X input using a Control C input.

$$\begin{array}{c} x \\ c \end{array} \rightarrow \begin{array}{c} x \end{array} \rightarrow \begin{array}{c} x \\ c \end{array} \rightarrow \begin{array}{c} x \\ c \end{array} \rightarrow \begin{array}{c} x \end{array} \end{array} \rightarrow \begin{array}{c} x \end{array} \rightarrow \begin{array}{c} x \end{array} \rightarrow \begin{array}{c} x \end{array} \end{array}$$
 \rightarrow \begin{array}{c} x \end{array} \end{array} \rightarrow \begin{array}

Similarly, in the case of XOR/XNOR, .....





### Solution

**Identify all XOR gates and all XNOR gates below. If any of them is neither, cross it off.** 



In the case of AND/NAND/OR/NOR, we know how to mask (block) or pass a variable X input using a Control C input.

Similarly, in the case of XOR/XNOR, .....



Exercise

What happens if we connect the variable X to both inputs as shown? Is the output a constant or a function of X







#### Solution

What happens if we connect the variable X to both inputs as shown? Is the output a constant or a function of X







## Build a 6-bit Adder/Subtractor, using two 4-bit adder/ subtractors. You do not have access to internal nodes of the given 4-bit items. Complete the design below.



We wish we can make this connection, but we are told that we cannot access internal node C6.

#### Exercise Spring 2011 Quiz Q#1.3

#### ee457\_Quiz\_Sp2011.fm 2/18/11

 $\left(\frac{15}{\text{pts}}\right)^{1.3}$ 

You were building a prototype of a digital project on a bread board. You needed a 6-bit adder/subtractor with signed and unsigned overflow detection. Your TA gave you two 4-bit adder/subtractors and connected your A[5:0] and B[5:0] as shown below.
Complete the design. Produce and mark the overall raw carry as RawCarry6, overall processed carry as Carry6 and overall signed overflow as V6. Again, you do not have access to internal nodes within each of these two adder/subtractor chips.





3. Positional weights -- sign extension --Multiply by 2 or 4 or any power of 2, Division by 2 or 4 or any power of 2 and the integer quotient

Signed numbers (2's complement)





#### Exercise

Spring 2011 Quiz Q#1.1

- 1.1 The two signed numbers P, Q (8-bit P and 6-bit Q, represented in 2's complement system) are equal, if P[5:0] is identical to Q[5:0] (i.e. lower six bits of the 8-bit P are identical to the six bits of the 6-bit Q) and further (select one)
  - (i) (P[7:6] == 2'b00)
  - (ii) (P[7:6] == 2'b11)
  - (iii)  $(P[7:6] == \{P[5], P[5]\}) // R.H.S$  is a 2-bit item obtained by concatenating P[5] to P[5] itself.
  - (iv) none of the above

### Exercise

Fall 2009 Quiz Q#2.4

- 2.4 Compare these two 32-bit signed numbers (in 2's complement system). The 16 X's and the 16 Y's can be replaced by any bit combinations. Example the 16 X's can be 16 ones and the 16 Y's can be 16 zeros. A is \_\_\_\_\_ (greater than / less than / can't be compared with) B. A: 1111\_0000\_1010\_XXXX\_XXX\_1111\_XXXX\_XXXX

  - 1111\_0000\_101**1**\_YYYY\_YYYY\_<mark>0000</mark>\_YYYY\_YYY В:

Does your answer to the above question for signed numbers applicable for unsigned binary numbers also???

### Solution

Spring 2011 Quiz Q#1.1

- **1.1** The two signed numbers P, Q (8-bit P and 6-bit Q, represented in 2's complement system) are equal, if P[5:0] is identical to Q[5:0] (i.e. lower six bits of the 8-bit P are identical to the six bits of the 6-bit Q) and further (select one)
  - (i) (P[7:6] == 2'b00)
  - (ii) (P[7:6] == 2'b11)

(iii)  $(P[7:6] == \{P[5], P[5]\}) // R.H.S is a 2-bit item obtained by concatenating P[5] to P[5] itself.$ 

(iv) none of the above

### Solution

Fall 2009 Quiz Q#2.4

- 2.4 Compare these two 32-bit signed numbers (in 2's complement system). The 16 X's and the 16 Y's can be replaced by any bit combinations. Example the 16 X's can be 16 ones and the 16 Y's can be 16 zeros. A is \_\_\_\_\_ (greater than / less than / can't be compared with) B. A: 1111\_0000\_1010\_XXXX\_XXX\_1111\_XXXX\_XXX
  - B: 1111\_0000\_101**1**\_YYYY\_YYY\_<u>0000</u>\_YYYY\_YYY

Does your answer to the above question for signed numbers applicable for unsigned binary numbers also??? Yes, for both signed and unsigned numbers, the lower 31 bits of the above 32 bit numbers bear positive weights!

#### Exercise Spring 2011 Quiz Q#1.2

(15) **1.2** 

Four 4-bit signed numbers P[3:0], Q[3:0], X[3:0], Y[3:0] are added using a tree of 3 adders (two 5-bit adders followed by a 6-bit adder) as shown below. These adders do not have any overflow detection logic. The 4-bit items are sign-extended to 5 bits and the two pairs are added using the two 5-bit adders to produce 5-bit intermediate sums, R[4:0] and Z[4:0]. These two are further added using the 6-bit adder to produce SUM[5:0]. Internal nodes of these three adders are not accessible. Produce two overflow outputs called V5, V4. The condition (V5 == 1) indicates that the 5-bit sum SUM[4:0] could not represent the sum of P, Q, X, Y. Similarly, the condition (V4 == 1) indicates that the 4-bit sum SUM[3:0] could not represent the sum of P, Q, X, Y. Note: P,Q,R,S can be any mix of positive and negative numbers.



#### Exercise

Spring 2011 Quiz Q#1.2







# 4. ALU Lab -- SLT -- SLTU --Comparison unit design using a subtractor SLT BREG Opr Decention



# **SLTU**



#### **Selecting 4-bit numbers**





Exercise Spring 2009 Quiz Q#1.1

1.1 Signed and unsigned numbers: Use the subtractor below and produce(a) A EQ B (A equal B),

- (b) **A** GT **B** (A greater than B treating A and B as signed numbers), and
- (c) **A\_HI\_B** (A *higher than* B treating A and B as *unsigned* numbers).



### **Exercise continuation**

Spring 2009 Quiz Q#1.1



A\_EQ\_B

A\_GT\_B





A\_HI\_B

Solution Spring 2009 Quiz Q#1.1



#### 1 (8 + 12 + 10.5 = 30.5 points) 20 min.

Signed and unsigned numbers, combinational logic design: Find the difference between the given two numbers by subtracting the *smaller* number from the *larger* number treating the numbers (a) as *unsigned* and (b) as *signed*.

Note: -5 is smaller than -3. So if A = -5 and B = -3, the signed subtraction shall be B - A = +2Given below on the left are two subtractors to produce A - B as well as B - A and all other inferences (RawCarry, Carry, and V bits). Complete the **select lines** on the two muxes on the right to select the right difference for  $D_{unsigned}$  (treating A and B as unsigned) and  $D_{signed}$  (treating A and B as signed). Also produce "Wrong\_Unsigned" and "Wrong\_Signed" if such subtraction produced wrong difference due to overflow.

### **Exercise continuation**

Fall 2008 Quiz Q#1



#### Solution Fall 2008 Quiz Q#1



Exercise Fall 2018 Quiz Q#2.1

2.1 Given below is the Q#2 (statement of the question and the solution) from Spring 2018 Quiz that you were asked to go through

Q#2 of Spring 2018 Quiz

Given two 4-bit numbers X (X3 X2 X1 X0) and Y (Y3 Y2 Y1 Y0), we need to produce 2XgtY (2X is greater than Y, treating X and Y as signed numbers represented in 2's complement notation) and also 2XhiY (2X is higher than Y, treating X and Y as unsigned binary numbers). Use the following 5-bit ripple-carry adder/subtracter as a subtracter. Notice that C4 is also brought out. Is 2X higher, if X3 is a 1? If so, for unsigned comparison, we can manage with the lower 4-bit part of the 5-bit adder/subtracter! Note, that we are trying to produce, "gt", [not "gte" (greater or equal)] and it is "hi", [not "his" (higher or same)].



### **Exercise continuation**

Fall 2018 Quiz Q#2.1

2.1.1 Now we need to produce 4xgtY and 4xhiY instead of 2xgtY and 2xhiY as shown above. If we were given a 6-bit subtracter in place of the 5-bit subtracter, it would have been fairly straight forward but you are given the same 5-bit subtracter below. Perhaps you may be able to *ignore* YO (or deal with it *outside* the subtracter as needed) so that the rest of the bits can be handled by the 5-bit subtracter. Notice that the internal carries C3, C2, and C1 are also brought out for your possible use and Z3 is produced instead of the previous Z4.



#### Solution Fall 2018 Quiz Q#2.1

2.1.1 Now we need to produce 4XgtY and 4XhiY instead of 2XgtY and 2XhiY as shown above. If we were given a 6-bit subtracter in place of the 5-bit subtracter, it would have been fairly straight forward but you are given the same 5-bit subtracter below. Perhaps you may be able to *ignore* YO (or deal with it *outside* the subtracter as needed) so that the rest of the bits can be handled by the 5-bit subtracter. Notice that the internal carries C3, C2, and C1 are also brought out for your possible use and Z3 is produced instead of the previous Z4.

